Site Navigation
Categories:
Microprocessors
Digital signal processors
Articles lacking reliable references from March 2008
Wikipedia articles needing style editing from March 2008

Summary Of: Blackfin

Blackfin processors use a... The Blackfin processor architecture was announced in December... The Blackfin architecture incorporates aspects of ADI... The Blackfin architecture encompasses various different CPU models... The Blackfin family is summarized in the following table... all Blackfin processors have the following peripherals... The Blackfin uses a byte... Certain Blackfin processors also have between 64KB and 256KB of L2 memory... Blackfin processors support a variety of external memories including SDRAM... Some Blackfin also include mass... The Blackfin architecture contains a number of attributes commonly found on microprocessors and micro... These features allow Blackfin to efficiently and securely run many commercial and open... All Blackfin processors contain a Memory Protection Unit... The MPU allows Blackfin to support many full... The Blackfin MPU does not provide address translation like a traditional... This is why Blackfin currently can not support operating systems requiring virtual memory such as WinCE or QNX... Blackfin supports three run... This variable length opcode encoding allows Blackfin to achieve good... The Blackfin instruction set contains media processing extensions to help accelerate pixel processing operations commonly used in... Blackfin processors contain a wide array of connectivity peripherals... Blackfin supports numerous commercial and open...

Encyclodia Page On: Blackfin

These Are Links To Other Documents
| talk page | single source | advertisement | neutral point of view | Blackfin (disambiguation) | Central processing unit | | Analog Devices | Designed by | Analog Devices | Analog Devices | CPU | Cores | | | microprocessors | DSP | microcontroller | low-power | H.264 | Linux port | microprocessor | Analog Devices | | | 32-bit | RISC | MCU | SIMD | Intel | Analog Devices | SHARC | Xscale | 16-bit PPIs | 18/24-bit PPIs | SDRAM | USB | ATAPI | CAN | I²C | SPI | UART | MXVR | CODEC | JTAG | switching regulator | DSP | MACs | ALUs | barrel shifter | optimization | compiler | programmer | RISC | ISA | Von Neumann architecture | Harvard Architecture | DMA | peripherals | throughput | RTOSs | Memory Management Unit | RISC | video compression | image compression | USB 2.0 OTG (On-The-Go) | ATAPI | Media Oriented Systems Transport | PPI (Parallel Peripheral Interface | CAN | UART | RS232 | MIDI | IRDA | SPI | I²C | memory-mapped | Green Hills Software | GCC | OpenEmbedded | Linux | GPL | µClinux Distribution | ThreadX | Nucleus | µC/OS-II | INTEGRITY | RTEMS | GPL | T2 SDE | GPL | SHARC | TigerSHARC | v | d | RISC | Altera Nios II | AMD 29000 | Apollo PRISM | ARM | Atmel AVR | Atmel AVR32 | Cambridge Consultants XAP | DEC Alpha | DLX | Fairchild Clipper | HP PA-RISC | Intel i960 | M32R | LatticeMico32 | Microchip PIC | MIPS | Motorola 88000 | Power | SPARC | Renesas SuperH | Xilinx MicroBlaze | Xilinx Picoblaze | Categories | Microprocessors | Digital signal processors | Articles lacking reliable references from March 2008 | Wikipedia articles needing style editing from March 2008 |
This article is licensed under the GNU Free Documentation License. It uses material from the Wikipedia article "Blackfin".