Site Navigation
Categories:
Spoken articles
Central processing unit

Summary Of: Central processing unit

Encyclodia Page On: Central processing unit

These Are Links To Other Documents
CPU (disambiguation) | Die of an Intel 80486DX2 microprocessor (actual size: 12×6.75 mm) in its packaging. | | Die | Intel 80486DX2 | computer programs | designing | transistor | mainframes | minicomputers | integrated circuit | nanometers | automobiles | cell phones | History of general purpose CPUs | EDVAC, one of the first electronic stored program computers. | | EDVAC | ENIAC | John von Neumann | First Draft of a Report on the EDVAC | computer memory | Konrad Zuse | Harvard architecture | Harvard Mark I | punched paper tape | digital | electrical relays | vacuum tubes | direct current | sequential logic | contact bounce | EDVAC | Harvard Mark I | clock rates | kHz | CPU, core memory, and external bus interface of a DEC PDP-8/I. made of medium-scale integrated circuits | | core memory | external bus | PDP-8 | transistor | vacuum tubes | electrical relays | printed circuit boards | integrated circuit | semiconductor | die | NOR gates | Apollo guidance computer | IBM | System/360 | microprogram | mainframe computer | zSeries | Digital Equipment Corporation | PDP-8 | PDP-11 | SIMD | vector processors | supercomputers | Cray Inc. | Microprocessor | The integrated circuit from an Intel 8742, an 8-bit microcontroller that includes a CPU running at 12 MHz, 128 bytes of RAM, 2048 bytes of EPROM, and I/O in the same chip. | | integrated circuit | Intel | CPU | RAM | EPROM | I/O | Intel 80486DX2 microprocessor in a ceramic PGA package. | | Intel 80486DX2 | PGA | microprocessor | Intel 4004 | Intel 8080 | computer architectures | personal computer | integrated circuits | capacitance | Moore's law | electromigration | subthreshold leakage | quantum computer | parallelism | computer memory | instruction | program counter | register | main memory | loops | functions | CPU cache | CPU design | Computer architecture | Digital circuits | decimal | numeral system | ternary | binary | voltage | MOS 6502 microprocessor in a dual in-line package, an extremely popular 8-bit design. | | MOS 6502 | dual in-line package | word size | 8-bit | octet | GiB | address space | paging | microcontrollers | System/370 | floating point | Clock rate | sequential logic | synchronous | square wave | period | clock gating | asynchronous CPUs | ARM | AMULET | MIPS | ALUs | embedded computers | Parallel computing | Model of a subscalar CPU. Notice that it takes fifteen cycles to complete three instructions. | | Instruction level parallelism | thread level parallelism | threads | Instruction pipelining | Superscalar | Basic five-stage pipeline. In the best case scenario, this pipeline can sustain a completion rate of one instruction per cycle. | | instruction pipelining | Simple superscalar pipeline. By fetching and dispatching two instructions at a time, a maximum of two instructions per cycle can be completed. | | CPU cache | hazard | branch prediction | speculative execution | out-of-order execution | Intel Pentium | P6 | very long instruction word | threads | parallel computing | Flynn's taxonomy | multiprocessing | symmetric multiprocessing | non-uniform memory access | directory-based coherence protocols | multi-core | input/output | direct memory access | multi-threading | simultaneous multithreading | Pentium 4 | transaction processing | throughput | P6 | x86-64 | Opteron | Athlon 64 X2 | SPARC | UltraSPARC T1 | POWER4 | POWER5 | video game console | Xbox 360 | PS3 | Cell microprocessor | Vector processor | SIMD | Flynn's taxonomy | SISD | SIMD | dot product | multimedia | scientific | Cray-1 | cryptography | floating point execution units | MMX | floating point | SSE | AltiVec | Wikiversity | Wikiversity | Addressing mode | CISC | Computer bus | Computer engineering | CPU cooling | CPU core voltage | CPU design | CPU power dissipation | CPU socket | Floating point unit | Instruction pipeline | Instruction set | Notable CPU architectures | RISC | Wait state | Ring (computer security) | Stream processing | vacuum tube | voltage | transistor | Arbitrary-precision arithmetic | sequential logic | combinatorial logic | boolean logic | PowerPC | Xbox 360 | ILP | TLP | embarrassingly parallel | scalar (mathematics) | Vector (geometric) | IA-32 | Amdahl, G. M. | 2005 | 12-17 | 2007 | 10-06 | Digital Equipment Corporation | University of Manchester | ISBN 1-55860-329-8 | MIPS Technologies | 2005 | 12-19 | von Neumann, John | University of Pennsylvania | Ballistic Research Laboratories | (info) | Spoken Wikipedia | 2006 | 06-13 | Audio help | More spoken articles | This is a spoken version of the article. Click here to listen. | Advanced Micro Devices | x86 | ARM Ltd | ARM architecture | Motorola | Freescale Semiconductor | SoC | IBM | POWER | PowerPC | video game consoles | Intel | IA-32 | IA-64 | XScale | MIPS Technologies | MIPS architecture | RISC | Sun Microsystems | SPARC | Texas Instruments | Transmeta | Crusoe | Efficeon | v | d | Architecture | ISA | CISC | CISC-RISC (x86) | EPIC | OISC | RISC | VLIW | ZISC | Harvard architecture | Von Neumann architecture | Parallelism | Instruction pipelining | In-Order & Out-of-Order execution | Register renaming | Speculative execution | Bit | Instruction | Superscalar | Data | Task | Multithreading | Simultaneous multithreading | Hyperthreading | Superthreading | Digital signal processor | Microcontroller | Vector processor | FPGA | ASIC | ASIP | Arithmetic logic unit (ALU) | Floating point unit (FPU) | Backside Bus | Registers | TLB | Cache | DMA | Flynn's taxonomy | SISD | SIMD | MISD | MIMD | 32 bit | 64 bit | 128 bit | LIFO | FIFO | Power management | APM | APCI | (states) | Dynamic frequency scaling | Dynamic voltage scaling | Clock gating | Categories | Spoken articles | Central processing unit |
This article is licensed under the GNU Free Documentation License. It uses material from the Wikipedia article "Central processing unit".