Site Navigation
Categories:
Central processing unit
Microprocessors
Instruction processing
Wikipedia articles to be split from August 2008

Summary Of: Instruction set

Instruction set architecture is distinguished from the... One using CISC or complex instruction set computer where many instructions were implemented... A simpler instruction set may offer the potential for higher speeds... the complete instruction set decoding and sequencing... also some new CPU designs which compiles the instruction set to a writable... Some instruction set designers reserve one or more opcodes for some kind of... algorithms are much easier to implement if the instruction set includes support for something like... whereas a typical CISC instruction set has many instructions shorter than this fixed length... An instruction set with 32 registers requires 15 bits to encode three register operands...

Encyclodia Page On: Instruction set

These Are Links To Other Documents
Split section | split | instruction set architecture | Discuss | Control flow | computer architecture | programming | data types | instructions | registers | addressing modes | memory architecture | interrupt | exception handling | I/O | opcodes | machine language | CPU design | microarchitecture | microarchitectures | Intel | Pentium | AMD | Athlon | x86 | IBM System/38 | IBM AS/400 | virtual machine | AS/400 | CISC | POWER | registers | addressing modes | von Neumann machine | control flow | register | bitwise operations | call | sine | cosine | square root | test-and-set | SIMD | vector instruction | parallelization | MMX | 3DNow! | AltiVec | cache | register transfer language | microcode | RAM | FLASH | Rekursiv | reconfigurable computing | Western Digital | MCP-1600 | emulated | interpreter | software interrupt | MOS Technology 6502 | Zilog Z80 | Motorola 68000 | Popek and Goldberg virtualization requirements | NOP slide | Immunity Aware Programming | non-blocking synchronization | compare and swap | CISC | RISC | Minimal instruction set computers | stack machine | FPGA | multi-core | executable compression | Kolmogorov complexity | arity | stack | stack machines | accumulator machines | accumulator | VAX | microprocessors | microcontrollers | ARC International | application-specific integrated circuit | FPGA | reconfigurable computing | history of computing hardware | Alpha | ARM | Burroughs B5000/B6000/B7000 series | IA-64 | Itanium | MIPS | Motorola 68k | PA-RISC | IBM 700/7000 series | System/360 | System/370 | System/390 | z/Architecture | Power Architecture | POWER | PowerPC | PDP-11 | VAX | SPARC | SuperH | Tricore | Transputer | UNIVAC 1100/2200 series | x86 | IA-32 | i386 | Pentium | Athlon | x86-64 | EISC | p-Code | UCSD p-System | Western Digital | Pascal MicroEngine | Java virtual machine | Jazelle | PicoJava | JOP | FORTH | SECD machine | functional programming | MMIX | Donald Knuth | The Art of Computer Programming | Z-machine | Infocom | text adventure games | CISC | RISC | VLIW | MISC | EPIC | vector processor | SIMD | Flynn's Taxonomy | orthogonal instruction set | digital signal processor | graphics processing unit | reconfigurable computing | central processing unit | microcontroller | microprocessor | Computer architecture | CPU design | Emulator | Hardware abstraction layer | Register Transfer Language | Virtual machine | AVR instruction set | Streaming SIMD Extensions | SSE2 | SIMD | Application binary interface | February 26 | 2001 | v | d | CPU technologies | Architecture | CISC | CISC-RISC (x86) | EPIC | OISC | RISC | VLIW | ZISC | Harvard architecture | Von Neumann architecture | 32 bit | 64 bit | 128 bit | Parallelism | Instruction pipelining | In-Order & Out-of-Order execution | Register renaming | Speculative execution | Bit | Instruction | Superscalar | Data | Task | Multithreading | Simultaneous multithreading | Hyperthreading | Superthreading | Central | Graphics | Network | Audio | Physics | Coprocessors | Digital signal processor | Microcontroller | Vector processor | FPGA | ASIC | ASIP | Arithmetic logic unit (ALU) | Floating point unit (FPU) | Backside Bus | Registers | Memory management unit (MMU) | Translation lookaside buffer (TLB) | Cache | Flynn's taxonomy | SISD | SIMD | MISD | MIMD | Power management | APM | ACPI | (states) | Dynamic frequency scaling | Dynamic voltage scaling | Clock gating | Categories | Central processing unit | Microprocessors | Instruction processing | Wikipedia articles to be split from August 2008 |
This article is licensed under the GNU Free Documentation License. It uses material from the Wikipedia article "Instruction set".